Why duty cycle 50

Search titles only. Search Advanced search…. New posts. Search forums. Log in. Install the app. Contact us. Close Menu. Welcome to our site! Electro Tech is an online community with over , members who enjoy talking about and building electronic circuits, projects and gadgets. To participate you need to register. Registration is free. Click here to register now.

Register Log in. JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding. You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser. Status Not open for further replies.

UTMonkey New Member. OutToLunch New Member. Sceadwian Banned. If it's edge triggered you should be fine, as long as the duty cycle is high enough to trigger it. If it's truly frequency dependent you can't change the duty cycle because that changes the frequency. Even if you're only sending 10 thousand pulses per second if the duty cycle is 10 percent the actual frequency is 10 times higher, if there's an analog filter involved it will likley completly filter out the signal you're trying to pass.

Frequency is a lot more complicated than just the number of rising or falling edges, per second. Forums New posts Search forums. Best Answers. Media New media New comments Search media. Blogs New entries New comments Blog list Search blogs. Groups Search groups. Log in Register. Search only containers. Search titles only. Search Advanced search…. New posts. Search forums. Log in. Install the app. Contact us. Close Menu. Welcome to EDAboard.

To participate you need to register. Registration is free. Click here to register now. I install a I write the following data to 's register, and I2C write operation is successful for I have read back the corresponding register.

All operation is on page0. BCK is LRCK is 48K. What may cause it? And there is no output on DOUT. However, there is only TWO channel input is effective. It seems that this is only a TWO channel capture. However, the device I use is PCM, and register 0x71 is 0x10, indicates that it is four channel capture.

For test DSP1 clock no divider DSP1 clock divider I am still working on fully testing TDM mode and will respond when I have all my testing done and have confirmed the operation. So I was able to get TDM working in both master and slave mode.

Since what matters is the rising edge then this can still work. Note that the 24 bit output for TDM will be 24 bits, without the 1 bit offset of I2S and there are no padding bits with each word. This means that each word is 24 bits exactly not 32 with 8 bits of padding like in I2S. The outputs will also be HIgh Z when not outputting a word so that other devices on the bus can drive the line. And my clock setting is not same to you. I am in home now, and I am going to company to debug it right now.

Could you please dump the register for all pages? Site Search User. Audio Audio forum. Mentions Tags More Cancel. Ask a related question What is a related question?

A related question is a question created from another question.